Munich Personal RePEc Archive

An Overview of the Decimation process and its VLSI implementation

Teymourzadeh, Rozita and Othman, Masuri (2006): An Overview of the Decimation process and its VLSI implementation. Published in: Research Student Seminar SPS2006 (1. February 2006): pp. 207-211.

[img]
Preview
PDF
MPRA_paper_41945.pdf

Download (788kB) | Preview

Abstract

Digital Decimation process plays an important task in communication system. It mostly is applied in transceiver when the frequency reduction is required. However, the decimation process for sigma delta modulator is considered in this research work. The proposed design was simulated using MATLAB software and implemented by hardware description language in Xilinx environment. Furthermore, the proposed advance arithmetic unit is applied to improve the system efficiency.

UB_LMU-Logo
MPRA is a RePEc service hosted by
the Munich University Library in Germany.